ID:176573 Cannot place <name> PLL "<name>" in PLL location <name>, because the input clock of the PLL "<name>" uses I/O standard <name> and has a frequency of <name>. However, the PLL I/O pin <name> only supports a frequency up to <name>.

CAUSE: You specified the input clock frequency and the specified I/O standard for the specified input pin, which is an input clock of the specified fast or enhanced PLL. However, the Fitter cannot place the fast or enhanced PLL, because the input clock frequency is higher than the specified maximum input clock frequency, which the target PLL I/O pin supports for the I/O standard.

ACTION: Modify the design, so that the input clock frequency of the PLL is less than the maximum frequency or assign the specified input clock pin to a different location.