ID:17903 Port <clear port name> for DSP block WYSIWYG primitive "<atom name>" is connected to VCC, resulting in the output signals always being cleared.

CAUSE: You have connected the specified clear port of the specified DSP block WYSIWYG primitive to VCC, which will result in the output signals always being cleared.

ACTION: Make sure the clear ports are connected properly to the desired signals.