ID:15741 Ignoring Virtual Pin assignment on "<name>" PLL pin "<name>"

CAUSE: You assigned the PLL pin; however, the Virtual Pin logic option is not supported for Stratix III PLL pins. Analysis & Synthesis ignored the Virtual Pin assignment for the pin.

ACTION: No action is required. To avoid receiving this message in the future, remove the Virtual Pin assignment from the pin.