ID:11106 Shared VREF <name> is used as GPIO (<name>). This action reduces fMAX performance of this pin.

CAUSE: An I/O pin is placed onto a shared voltage reference (VREF) location, either by Fitter or your location assignments.

ACTION: To improve fMAX performance, do not use shared VREF locations for I/O pins in your design or placement constraints.