ID:14581 PLL(s) placed in location <name> have multiple different output clock types - the PLL can compensate for only one of these types

CAUSE: The following PLLs are set to be compensated with a clock network, but its compensated clocks are feeding both the global and regional clock networks. The PLL will compensate for output clocks.

ACTION: