ID:150018 File <name> is not a Quartus-generated file. Placed the <type> code for this block at the end of the design file

CAUSE: You attempted to update the specified Text Design File (.tdf) for the selected block. However, the design file was not created by the Quartus Prime software, and the Quartus Prime software will place the code generated to update the file at the end of the Verilog Design File, VHDL Design File, or TDF.

ACTION: No action is required. You may need to manually edit the design file to incorporate the additional code at the end of the file.