ID:13727 VHDL Entity Declaration error at <location>: ports must be constrained

CAUSE: In an Entity Declaration at the specified location in a VHDL Design File (.vhd), you specified an unconstrained port. However, the ports in an Entity Declaration must be constrained.

ACTION: Make sure all the ports in the Entity Declaration are constrained by specifying sizes or ranges for the ports.