ID:21536 VHDL error at <location>: direction/bounds for signal formal '<string>' must match with that of actual type for subprogram '<string>'

CAUSE: Intel Quartus Prime Synthesis generated the specified error message for the specified location in a Design File.

ACTION: Fix the problem identified by the message text. A future version of the Intel Quartus Prime software will provide more extensive Help for this error message.