ID:13431 Verilog HDL unsupported feature error at <location>: references to named events are not supported for synthesis

CAUSE: In a Verilog Design File (.v) at the specified location, you referred to a named event. Quartus Prime Integrated Synthesis does not support references to named events, and it can not safely ignore them during synthesis without potentially changing the functionality of your design.

ACTION: Remove the reference to the named event. If doing so changes the behavior of your design, express the functionality of the named event using synthesizable constructs.