ID:13403 Verilog HDL Module Declaration error at <location>: port "<name>" is not declared as port

CAUSE: In a Module Declaration at the specified location in a Verilog Design File (.v), you specified a port name, but the specified port name is not declared as a port.

ACTION: Declare the port as an input, output, or bidirectional port.