ID:13366 Verilog HDL Macro Definition error at <location>: invalid macro parameters near "<name>"

CAUSE: In a Macro Definition Verilog Design File (.v) at the specified location, you specified parameters for the macro, but the parameters are not legal parameters.

ACTION: Make sure you use legal characters and correct syntax for variables, numbers, and other text in the macro parameters.