ID:14437 Verilog HDL error at <location>: only assignment pattern can be used to specify valid/invalid values of string parameter '<string>'

CAUSE: Intel Quartus Prime Synthesis generated the specified error message for the specified location in a Design File.

ACTION: Fix the problem identified by the message text. A future version of the Intel Quartus Prime software will provide more extensive Help for this error message.