ID:17383 Verilog HDL error at <location>: default actual argument for inout/output port <string> is not allowed

CAUSE: Quartus Prime Integrated Synthesis generated the specified error message for the specified location in a Design File.

ACTION: Fix the problem identified by the message text. A future version of the Quartus Prime software will provide more extensive Help for this error message.