ID:13560 SystemVerilog Type Name error at <location>: "<name>" is not a type

CAUSE: In a type name at the specified location in a Verilog Design File(.v), you used a name that does not refer to a type.

ACTION: Check the name for typographical errors.