ID:13600 SystemVerilog $error at <location>: <string>

CAUSE: The Quartus Prime software processed an enable of the specified system task in an assert, initial block, or function/task. The software only executes this system task if it occurs unconditionally at compile time.

ACTION: Examine your code and fix the condition that triggered the system task.