ID:13224 Verilog HDL or VHDL error at <location>: <text>

CAUSE: Quartus Prime Integrated Synthesis generated the specified error for the specified location in a Verilog Design File (.v) or VHDL Design File (.vhd).

ACTION: Edit the file to correct the error. A future version of the Quartus Prime software will provide more detailed information about this error.