ID:19170 Transfer between periphery and DSP or RAM (<DSP or RAM atom name>) through logic cell (<logic cell atom name>) will make timing transfer impossible.

CAUSE: Design contains a connection from the periphery directly to/from a DSP/RAM in the core.

ACTION: Add a core register in between periphery and DSP/RAM transfer.