ID:12759 PLL <text> drives <number> transceiver channels, which exceeds x1 clock network capacity.

CAUSE: The phase-locked loop (PLL) using x1 clock network can drive within one six pack.

ACTION: Modify the design to ensure that the PLL drives less transceiver channels.