ID:11686 <text>. Your design contains an illegal constraint in transceiver bank: <text>. Change the location of the specified signals so that the transceiver bank contains only two PLLs.

CAUSE: Your design contains more than two ATX (LC) PLLs in the same transceiver bank.

ACTION: Change your location assignments so that the specified signals are in different transceiver banks.