ID:275069 Design file contains illegal characters for Verilog HDL

CAUSE: You created a name characters. This can cause the Verilog Design File to not compile once it is generated.

ACTION: Rename the pin or port to exclude the illegal name characters and create the HDL design file again.