ID:176029 Memory block <name> uses a global signal on its clock-enable1 port. This is not allowed for this family.

CAUSE: Design contains one or more memory blocks that use a global signal on the clock-enable1 port of the RAM and there is not legal routing support for this configuration.

ACTION: Change the signal source of the clock-enable1 port to use no control signal or a non-global control signal.