ID:13199 EMIF/PHYLite systems have too many unique <clock/reset> connections

CAUSE: The clock/reset inputs for the EMIF/PHYLite io_aux atoms in the same column should should be driven by identical signals.

ACTION: Try connecting the clock/reset inputs of the offending io_aux atoms to identical signals.