ID:181052 <cell> was placed into <location>

CAUSE: Your design contains a memory interface configuration that might not function correctly in the selected Stratix V Engineering Sample (ES) device with the current I/O pin placement.

ACTION: For more information about resolving this issue, refer to the top-level message.