ID:16566 When in its current operating mode, WYSIWYG RAM primitive "<name>" mix port width is not allow on "<name>"

CAUSE: For the specified WYSIWYG RAM primitive, mix port width is not allowed.

ACTION: Change the design to ensure the width for Port A and Port B is the same or change the operation mode.