ID:15351 WYSIWYG primitive "<name>" has <name> port that must have the same CLEAR parameter as the other nodes in the DSP block slice

CAUSE: The specified port of the specified WYSIWYG primitive has an illegal CLEAR parameter. The specified port must have the same CLEAR parameter as the other nodes in the DSP block slice.

ACTION: If you are using an EDA tool, contact the technical support for the EDA tool regarding this message. For further assistance contact Intel Technical Support by creating a Service Request at www.altera.com/mysupport.