ID:12391 ATX PLL node "<name>" has a bandwidth setting that is not supported for the combination of reference clock and output clock frequency. Parameter: "<name>".

CAUSE: ATX phase-locked loop (PLL) has certain bandwidth limitations that are dependent on the PLL loop gain.

ACTION: Refer to Stratix V ATX PLL documentation to determine legal bandwidth settings for this reference clock and output frequency.