ID:18101 An external memory interface or PHYLite IP core reference clock fed by a cascaded PLL. Connect the external memory interface or PHYLite IP core reference clock to an input buffer.

CAUSE: Your design contains an external memory interface or PHYLite IP core reference clock fed by a cascaded PLL.

ACTION: Connect the external memory interface or PHYLite IP core reference clock to an input buffer.