lpm_ram_dp Intel FPGA IP

Parent topic: lpm_ram_dp Intel FPGA IP

Resource Usage

In MAX3000 and MAX7000 devices, or if the USE_EAB parameter is set to "OFF", uses one logic cell per memory bit.

Parent topic: lpm_ram_dp Intel FPGA IP

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. INTEL, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Intel Corporation in the U.S. and other countries.