ID:10999 Verilog HDL warning at <location>: can't infer memory for variable '<name>' with attribute '<value>'.

CAUSE: The synthesis tool cannot infer the RAM or ROM.

ACTION: Modify your design to conform to the Intel FPGA templates for memory inference, or set the ramstyle synthesis attribute to logic or auto.