ID:10230 Verilog HDL assignment warning at <location>: truncated value with size <number> to match size of target (<number>)

CAUSE: In an assignment at the specified location in a Verilog Design File (.v), you assigned a value to a target whose size (given in parentheses) is too small to store the entire value. As a result, Quartus Prime Integrated Synthesis truncated the value to match the size of the target.

ACTION: If this behavior is correct, then no action is required. Otherwise, to avoid receiving this message in the future, increase the size of the target or decrease the size of the assigned value until both target and assigned value have the same size.