ID:13518 Verilog HDL warning at <location>: the variable "<name>" should be initialized before being referenced

CAUSE: In a Design File (.v) , there is a variable that is not initialized before being referenced.

ACTION: Initialize the variable before referring to it.