ID:16743 Verilog HDL warning at <location>: empty port in <string> declaration

CAUSE: You used an empty port in your module declaration.

ACTION: No action is required. To remove the warning, use a non-empty port in your module declaration.