ID:13471 Verilog HDL warning at <location>: value assigned to input "<name>"

CAUSE: In a Verilog Design File (.v) at the specified location, you assigned a value to the specified input.

ACTION: No action is required.