ID:332046 Timing netlist is empty. No timing reports will be generated.

CAUSE: Typically, an empty timing netlist is created for a design that reduces to only input pin(s) or has no top-level module outputs (in other words, device pins).

ACTION: No action is required. However, note that timing analysis should not be run for a design that produces an empty timing netlist.