ID:17015 WYSIWYG LCELL primitive "<name>" has synchronous control signals that are not part of a carry chain

CAUSE: The specified WYSIWYG LCELL primitive has its .sclr and/or .sload ports connected, but it is not part of carry chain. This may have an affect on the ability to fit the design.

ACTION: If you are using an EDA tool, contact the technical support for the EDA tool regarding this message. For further assistance contact Intel Technical Support by creating a Service Request at www.altera.com/mysupport.