ID:11385 Unable to generate the Verilog EDA simulation netlist files because the Quartus Prime software does not currently support Verilog post-compilation simulation for the <name> devices.

CAUSE: You attempted to perform a post-compilation Verilog simulation on the specified device; however, the feature is not supported in the current release of the Quartus Prime software.

ACTION: No action is required.