ID:17532 Verilog HDL info at <location>: use class scope resolution operator (::) instead of dot (.)

CAUSE: Quartus Prime Integrated Synthesis generated the specified info message for the specified location in a Design File.

ACTION: No action is required. A future version of the Quartus Prime software will provide more extensive Help for this info message.