ID:13603 SystemVerilog $info at <name>: <text>

CAUSE: The Quartus Prime software processed an enable of the specified system task in an assert, initial block, or function or task. The software only executes this system task if it occurs unconditionally during compilation.

ACTION: No action is required.