ID:13230 Verilog HDL or VHDL information at <location>: <text>

CAUSE: Quartus Prime Integrated Synthesis generated the specified information for the specified location in a Verilog Design File (.v) or VHDL Design File (.vhd).

ACTION: No action is required. A future version of the Quartus Prime software will provide more detailed information about this information message.