ID:335097 The Timing Analyzer is analyzing <number of latches> registers as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Synthesis report.

CAUSE: The specified nodes are registers that use asynchronous load and data signals to implement a latch. These nodes will be treated as latches during timing analysis, using the asynchronous load as the latch enable, and the asynchronous data as the data input for the latch. For more information, refer to the submessages.

ACTION: No action is required. However, the Timing Analyzer may not correctly analyze designs containing latches. Therefore, Intel recommends changing your design to remove the latches whenever possible. For more information, run the check_timing tcl command in the Timing Analyzer.