ID:114024 Design is not fully constrained for <name> requirements.
CAUSE: Not all the timing paths are constrained.
ACTION: Check that all input/output/bidir pins have timing assignments and all the clocks have clock settings.
| List of Messages | Parent topic: List of Messages |
CAUSE: Not all the timing paths are constrained.
ACTION: Check that all input/output/bidir pins have timing assignments and all the clocks have clock settings.