ID:15577 Several inputs fed by the compensated output clock of PLL "<name>" in Source Synchronous mode are set as compensated input
CAUSE: You turned on the pll_compensate logic option for several inputs that are fed by the compensated output clock of the specified PLL in Source Synchronous mode.
ACTION: No action is required.