ID:10071 Verilog HDL User-Defined Primitive error at <location>: UDP port must be scalar

CAUSE: In a User-Defined Primitive (UDP) Declaration at the specified location in a Verilog Design File (.v), you declared a vector port; however, all UDP ports must be scalar.

ACTION: Replace the vector port with multiple scalar ports.