ID:10134 Verilog HDL Module Declaration error at <location>: port "<name>" is declared more than once

CAUSE: In a Module Declaration at the specified location in a Verilog Design File (.v), you declared a port of a module more than once. Ports must be declared only once in a Module Declaration.

ACTION: Delete the extra Port Declaration.