ID:10131 Verilog HDL syntax error at <location>: parameter value must be constant expression

CAUSE: In a Verilog Design File (.v) at the specified location, you specified a value for a module parameter that is not a constant expression; however, parameter values must be constant expressions.

ACTION: Edit the design so the values you assign to parameters are constant expressions.