ID:10560 Verilog HDL Expression error at <location>: indexed name specifies too many indices for array "<number>"

CAUSE: In an expression at the specified location in a Verilog Design File (.v), you indexed the specified array. However, you specified more indices than there are accessible dimensions in the array.

ACTION: Remove extra index expressions from the indexed name, or declare the array object with more dimensions.