ID:10080 Verilog HDL syntax error at <location>: illegal character in decimal number

CAUSE: In a Verilog Design File (.v) at the specified location, a decimal number contains an illegal character.

ACTION: Make sure you use only digits 0 through 9 in decimal numbers.