ID:10087 Verilog HDL error at <location>: illegal binary operation on integers

CAUSE: In a Verilog Design File (.v) at the specified location, you used a binary operator with an integer variable; however, the operator you used is not supported for integers.

ACTION: Edit the design to use a different variable type or to use a different operator.