ID:10079 Verilog HDL syntax error at <location>: illegal character in binary number

CAUSE: In a Verilog Design File (.v) at the specified location, a binary number contains an illegal character.

ACTION: Make sure you use only 0 and 1 digits in binary numbers.