ID:10083 Verilog HDL error at <location>: assignment to illegal expression

CAUSE: In a Verilog Design File (.v) at the specified location, you made an assignment to an illegal expression, or an expression that is not supported by the Quartus Prime software.

ACTION: Make sure the assigned expression is a legal expression.